Xyce[™] Parallel Electronic Simulator Release Notes

Release 2.0

Prepared by Sandia National Laboratories Albuquerque, New Mexico 87185 and Livermore, California 94550

Sandia is a multiprogram laboratory operated by Sandia Corporation, a Lockheed Martin Company, for the United States Department of Energy under Contract DE-AC04-94AL85000.

Approved for public release; further dissemination unlimited.



Issued by Sandia National Laboratories, operated for the United States Department of Energy by Sandia Corporation.

NOTICE: This report was prepared as an account of work sponsored by an agency of the United States Government. Neither the United States Government, nor any agency thereof, nor any of their employees, nor any of their contractors, subcontractors, or their employees, make any warranty, express or implied, or assume any legal liability or responsibility for the accuracy, completeness, or usefulness of any information, apparatus, product, or process disclosed, or represent that its use would not infringe privately owned rights. Reference herein to any specific commercial product, process, or service by trade name, trademark, manufacturer, or otherwise, does not necessarily constitute or imply its endorsement, recommendation, or favoring by the United States Government, any agency thereof, or any of their contractors or subcontractors. The views and opinions expressed herein do not necessarily state or reflect those of the United States Government, any agency thereof, or any of their contractors.

Printed in the United States of America. This report has been reproduced directly from the best available copy.

Available to DOE and DOE contractors from U.S. Department of Energy Office of Scientific and Technical Information P.O. Box 62 Oak Ridge, TN 37831

> Telephone: (865) 576-8401 Facsimile: (865) 576-5728

E-Mail: reports@adonis.osti.gov Online ordering: http://www.doe.gov/bridge

Available to the public from

U.S. Department of Commerce National Technical Information Service 5285 Port Royal Rd Springfield, VA 22161

Telephone: (800) 553-6847 Facsimile: (703) 605-6900

E-Mail: orders@ntis.fedworld.gov

Online ordering: http://www.ntis.gov/ordering.htm



Unlimited Release Printed December 2003

Xyce[™] Parallel Electronic Simulator Release Notes Release 2.0

Eric R. Keiter, Scott A. Hutchinson, Robert J. Hoekstra, and Eric Rankin Computational Sciences

Thomas V. Russo Component Information and Models

Sandia National Laboratories P.O. Box 5800 Mail Stop 0316 Albuquerque, NM 87185-0316

Scope/Product Definition

The **Xyce** Parallel Electronic Simulator has been written to support, in a rigorous manner, the simulation needs of the Sandia National Laboratories electrical designers. Specific requirements include, among others, the ability to solve extremely large circuit problems by supporting large-scale parallel computing platforms, improved numerical performance and object-oriented code design and implementation.

The **Xyce** release notes describe:

- Hardware and software requirements
- New features and enhancements
- Any defects fixed since the last release
- Current known defects and defect workarounds

For up-to-date information not available at the time these notes were produced, please visit the **Xyce** web page at http://www.cs.sandia.gov/xyce.

Hardware/Software

This section gives basic information on supported platforms and hardware and software requirements for running **Xyce** 2.0.

Supported Platforms

Xyce 2.0 currently supports any of the following operating system (all versions imply the earliest supported – **Xyce** generally works on later versions as well) platforms. These platforms are supported in the sense that they have been subject to certification testing for the **Xyce** version 2.0 release.

- SGI IRIX[®] 6.5.21, Workshop Compilers 7.4.1 (serial and parallel using SGI MPI 4.3) Note: SGI IRIX[®] and Workshop Compilers are currently unstable. As of this release, most of the Sandia SGI machines are in the process of being upgraded. This process has not gone smoothly, and the situation will not stabilize until January 2004. Therefore, to run **Xyce** 2.0 on the Sandia SGI machines may require new builds.
- Redhat Linux[®], version 8.0 on Intel Pentium[®] architectures (serial and parallel using MPICH or LAM MPI)
- Tru64 on HP/Compaq Alpha[®] (serial and parallel)
- FreeBSD on Intel Pentium[®] architectures (serial and parallel using MPICH or LAM MPI)
- Microsoft Windows[®] (serial)
- Apple[®] OS X (serial)

Build Capability but Not Supported

The platforms listed in this section are "not supported" in the sense that they are not subject to nightly regression testing, and they also were not subject to certification testing for the **Xyce** version 2.0 release. For large parallel platforms, such as ASCI White, this sort of testing is not a realistic option. These platforms are supported in the sense that **Xyce** 2.0 has been built for these platforms, and successfully executed on them. If a user needs to run **Xyce** 2.0 on one of these platforms, contact the **Xyce** team and we will work with you on a case-by-case basis.

Sun Microsystems Solaris 8.0, on UltraSPARC and later architectures (serial)

- CPlantTM on HP/Compaq Alpha[®] (serial)
- ASCI White (IBM) (parallel)

Hardware Requirements

The following are estimated hardware requirements for running **Xyce**:

- 128MB memory recommended, 64 MB memory minimum memory requirements increase with circuit size
- 200MB disk space

Software Requirements

Several libraries (all freely available from Sandia National Laboratories and other sites) are required to build **Xyce** on a platform. These are only required when building **Xyce** from source. These are:

- Trilinos Solver Library (Sandia, http://software.sandia.gov/Trilinos). This is a suite of libraries including Amesos, AztecOO, Epetra, EpetraExt, Ifpack, NOX, LOCA, and y12m.
- SuperLU (http://www.nersc.org)
- Xyce Expression library (libexpr.a).
- BLAS (libblas.a).
- LAPack (liblapack.a).

For parallel builds, the following are additionally required:

- MPI (http://www-unix.mcs.anl.gov/mpi/) library for message passing (version 1.1 or higher), such as MPICH or LAM
- Zoltan (Sandia, http://www.cs.sandia.gov/Zoltan) and its associated libraries (libzoltan.a, libzoltanCPP.a, libparmetis.a, libmetis.a)
- Chaco (Sandia, http://www.cs.sandia.gov/CRF/chaco) (libchaco.a, libChacoCPP.a (Xyceversion))

Xyce Release 2.0 Documentation

The following **Xyce** documentation is available at the **Xyce** internal website in pdf form. Some of this documentation is in Draft mode and is incomplete.

- Xyce Users' Guide, Version 2.0
- Xyce Reference Guide, Version 2.0
- Xyce Release Notes, Version 2.0
- Xyce Theory Document
- Xyce Test Plan

New Features and Enhancements

This release is the first full release following the Version 1.1 release. It encompasses many key bug fixes as well as key robustness and performance enhancements. Furthermore, many features that we previously provided as options have now been thoroughly tested and are now defaults (e.g., direct-matrix access for improved performance). Lastly, several new features continue to move **Xyce** towards a more full-featured circuit simulation tool. Highlights for this release are listed below. For details of each of these options statements, see the **Xyce** Users' Guide, and the **Xyce** Reference Guide.

- Improved parser performance.
- More extensive support for PDE devices.
- Stability enhancements to the prompt photocurrent models.
- The NOX nonlinear solver as the default nonlinear solver.
- Support for homotopy algorithms with NOX/LOCA. In particular, these algorithms are very useful for solving large MOSFET circuits.
- New support for .STEP analysis.
- Improved compatibility with other circuit simulators (PSpice, ChileSPICE).

Device Support

Devices supported in **Xyce**2.0 are the same as for the previous release (1.1). A number of the devices have been revised to improve robustness. The complete device list is given in the table below:

Device	Comments
Capacitor	Age-aware, semiconductor
Inductor	Nonlinear mutual inductor (see below)
Nonlinear Mutual Inductor	Sandia Core model (not fully PSpice compatible)
Resistor	Semiconductor
Diode (Level 1)	
Diode (Level 3)	Prompt photocurrent radiation model
Independent Voltage Source (VSRC)	
Independent Current Source (ISRC)	
Voltage Controlled Voltage Source	
(VCVS)	
Voltage Controlled Current Source	
(VCCS)	
Current Controlled Voltage Source	
(CCVS)	
Voltage Controlled Current Source	
(CCCS)	
Nonlinear Dependent Source (B	
Source) Bipolar Junction Transistor	
(BJT)(Level 1) Bipolar Junction Transistor	
·	Prompt photocurrent radiation model.
(BJT)(Level 3) MOSFET (Level 1)	
MOSFET (Level 3)	
MOSFET (Level 9)	BSIM3 model.
Transmission Line	Lossless.
	LUSSICSS.
Voltage Controlled Switch	
(VSWITCH)	and dimensional
PDE Devices (Level 1)	one-dimensional
PDE Devices (Level 2)	two-dimensional

Table 1: Devices Supported by Xyce.

Robustness Improvements

- The addition of homotopy algorithms has led to **Xyce** being much more robust for large MOSFET circuits.
- The radiation models (Diode and BJT) have been made less susceptible to roundoff

error, and now support breakpoints for discontinuity capturing.

Interface Improvements

■ The netlist parser has been optimized. The optimization came about due to improvements in the handling of device metadata.

Miscellaneous

- E, F, G, and H dependent voltage sources are now PSpice compatible.
- PSpice "M" parameter for simulation of parallel mosfets in ASIC modeling now supported.

Defects Fixed in this Release

Defect	Description
Non-existant nodes in .PRINT	Requesting printing of a non-existant node now
statement ignored. [Bug 40]	generates a warning.
Mixed alphanumeric node names	This has been fixed, and the restrictions on node
mishandled in expressions. [Bug 157]	names used in expressions are no longer necessary.
Photocurrent devices missing	These devices (BJT level 2, diode level 2) now set
breakpoints. [Bug 167]	integration breakpoints at all discontinuities of the pulsed radiation source.
Small circuits were causing parallel	Improved parallel support for small circuits. Xyce can
runs of Xyce to fail. [Bug 291]	more robustly handle small circuits in parallel, although there are still some limitations.
Checkpoint files from the initial	
transient time would not correctly	This is now fixed, and will work as expected.
restart a simulation. [Bug 330]	
TABLE expressions mishandled if	This has been fixed, and superfluous whitespace in the
extraneous spaces present. [Bug 332]	TABLE expression is now ignored.
Initial condition parsing problem	This bug has been fixed and capacitor initial conditions
under obscure conditions. [Bug 335]	now work irrespective of their context.
Model statements contained within	
subcircuits that had model parameters defined in terms of	This is now fixed, and will work as expected.
subcircuit parameters would not be	This is now inclu, and will work as expected.
defined correctly in all subcircuit instances. [Bug 353]	

Defect	Description
Incorrect parsing of capacitors with	This has been fixed, and Xyce now recognizes this
both model name and capacitance value. [Bug 374]	style of capacitance specification per the Reference Guide.
Garbage output when V(Voltage	This is now caught and recognized as a fatal error.
source name) requested [Bug 382]	Only nodal voltages may be output.
Segfault when invalid model type	Invalid model types now cause Xyce exit cleanly with
encountered. [Bug 387]	an appropriate error message.
Segfault when invalid device	Device lines for unrecognized device (as might occur if
instance encountered. [Bug 401]	a textual comment were somehow accidentally uncommented) types now cause fatal error message.

Table 2: Fixed Defects.

Known Defects and Workarounds

Defect	Description
	.DC sweep calculation does not automatically output
.DC sweep output.	sweep results. Workaround: Use .PRINT statement to output sweep variable results.
Failure for netlists using ChileSPICE	Xyce does not currently support the use of digital
digital primitives.	primitives. This will be available in the next release.
Xyce will not accept string parameters as models.	Workaround: Use integer for these values instead.
	This problem is usually encountered for relatively small
Failures for parallel runs of small circuits.	circuits (<10 devices), which should generally be run in serial. <i>Workaround:</i> Run problem in serial version of Xyce .
Subcircuit instances can have their	Workaround: Specify at least one parameter on the
default parameters improperly overridden and no longer accessible.	subcircuit instance line for any subcircuit defined with a parameter list.
Functions defined with .FUNC must	Workaround Make sure that function definition uses all
use all parameters given in the declaration	parameters that appear in the function declaration.
Using an invalid continuation option	Workaround Use only values of 0, 1 or 2 for the
in the .OPTIONS LOCA block causes a core dump	.OPTIONS LOCA CONTINUATION= <pre>cparameter> option.</pre>

Table 3: Known Defects and Workarounds.

Incompatibilities With Other Circuit Simulators

Issue	Comment
.SAVE does not work.	Xyce does not support this. Use .PRINT instead.
.0P is not complete	A .OP netlist will run in Xyce , but will not produce the
	extra output normally associated with the .0P statement.
Pulsed source rise time of zero.	A requested pulsed source rise/fall time of zero really is
	zero in Xyce. In other simulators, requesting a zero rise/fall time causes them to use the printing interval found on the .TRAN line.
Mutual Inductor Model.	Not the same as PSpice. This is a Sandia developed
	model but is compatible with Cadence PSpice parameter set.
.PRINT line shorthand.	Output variables have to be specified as V(node) or
	I(source). Specifying the node alone will not work.
BSIM3 level.	In Xyce the BSIM3 level=9. Other simulators have
	different levels for the BSIM3. Currently, circuit nodes and devices MUST have
Node names vs. device names.	different names in Xyce . Some simulators can handle a device and a node with the same name, but Xyce cannot.
Interactive mode.	Xyce does not have an interactive mode.
	These are not currently supported within Xyce .
ChileSPICE-specific "operating point voltage sources."	However Xyce does support "IC= <value>" statements for capacitors and inductors which will automatically set these voltage drops at the beginning of a transient simulation.</value>
Syntax for .STEP is different.	See the Users' Guide for details. The differences will
,	be corrected in a later release.
Meaning of Tstart on .TRAN line different.	Most simulators use the Tstart parameter as the time to begin saving output. Xyce uses it simply as an offset applied to the time variable. To get behavior identical to that of PSpice or ChileSPICE with a nonzero Tstart, use a zero Tstart in Xyce , and discard output prior to the desired time using a .OPTIONS OUTPUT command.

Table 4: Incompatibilities with other circuit simulators.

Acknowledgements

The authors would like to acknowledge the entire Sandia National Laboratories HPEMS (High Performance Electrical Modeling and Simulation) team, including Carolyn Bogdan, Regina Schells, Ken Marx, Steve Brandon, David Shirley and Bill Ballard, for their support on this project. We also appreciate very much the work of Becky Arnold and Mike Williamson for the help in reviewing this document.

Lastly, a very special thanks to Hue Lai for typesetting this document with LATEX.

Trademarks

The information herein is subject to change without notice.

Copyright © 2002-2003 Sandia Corporation. All rights reserved.

Xyce[™] Electronic Simulator and Xyce[™] trademarks of Sandia Corporation.

Orcad, Orcad Capture, PSpice and Probe are registered trademarks of Cadence Design Systems, Inc.

Silicon Graphics, the Silicon Graphics logo and IRIX are registered trademarks of Silicon Graphics, Inc.

Microsoft, Windows and Windows 2000 are registered trademark of Microsoft Corporation.

Solaris and UltraSPARC are registered trademarks of Sun Microsystems Corporation.

Medici, DaVinci and Taurus are registered trademarks of Synopsys Corporation.

HP and Alpha are registered trademarks of Hewlett-Packard company.

Amtec and TecPlot are trademarks of Amtec Engineering, Inc.

Xyce's expression library is based on that inside Spice 3F5 developed by the EECS Department at the University of California.

All other trademarks are property of their respective owners.

Contacts

Bug Reports Email World Wide Web http://tvrusso.sandia.gov/bugzilla xyce-support@sandia.gov http://www.cs.sandia.gov/xyce



